Abstract-It is difficult to use a single analog-to-digital conversion (ADC) to satisfy the requirements for conversion of an ultra-wideband signal. A parallel architecture for high bandwidth ADC, named cosine modulated hybrid filter bank, is presented to address this problem. First, the proposed architecture shifts the input signal spectrum by means of mixers. The modulated signal is channelized into smaller frequency subband signals using identical lowpass analog filters. Then the subband signals are digitized through identical narrowband ADCs, respectively. Finally, the digitized signals are up-sampled, then filtered and combined to reconstruct the digital representation of the original wide-band input signal. The digital filters are designed to use the eigenfilter method based on total least squares error criterion. Since the sample-and-hold circuits needed are only identical narrowband baseband circuits, the simplicity of the system makes the design easier and cheaper. Several design examples are used to illustrate the performance of the proposed system.
INTRODUCTION
Physical signals such as audio and electromagnetic signal are analogue in nature. However, all of these signals need to undergo several processing stages in electronic systems such as transmitters and receivers and so on. With the popularity of large-scale integrated circuit, digital signal processing and wide application of digital computer, most of the signal processing task is usually accomplished in the digital domain. Hence, analog-to-digital converter (ADC) are inevitable and an essential block in many system [1] . More and more fields needs high-speed and high-precision ADC to sample ultra-wideband analog signal such as ultra-wideband radar signal processing system, software-defined radio of wireless communication and direct digital receiver. It is difficult to use single ADC to sample ultra-wideband analog signal. Parallel channel sampling based on generalized sampling theory is an effective method to achieve high-speed A/D conversion [2] . Many parallel structures are proposed to use for realizing high-speed sampling such as time-interleaved (TI) structure [3] [4] [5] [6] [7] [8] [9] , quadrature mirror filter bank (QMFB) structure [10] , hybrid filter bank (HFB) [11] [12] [13] [14] [15] [16] [17] [18] structure, delta-sigma filter bank structure [19] [20] [21] and frequency conversion hybrid structure [1] [22] . The main idea of the parallel ADC structures is to use many channels to segment broadband analog input signal, and the channels use low-bandwidth ADC to sample and quantize the segmented signals, and the sub-band signals are combined to get the digital reconstruction of the original bandwidth analogue input signal. The advantage of the structure is that a paralleled high-speed and low-rate ADC can be used to acquire equivalent and high-sampling rate ADC.
TI structure, dating back to the early 1980s, is one of the parallel ADC structures which have been widely studied. In this architecture, parallel lower-speed ADC converters, are interleaved in time to result in an overall higher-bandwidth ADC. The ideal TI structure can improve the sampling rate of the system greatly, but the system is very sensitive to the gain, phase mismatch and clock mismatch between ADC, which greatly limits the conversion speed and resolution of the system in practice. Moreover, the implementation of TI structure needs high-speed sampling to hold circuit, which makes it difficult to implement circuit.
Petraglia and Mitra exploited QMFB and the concept of multirate signal processing, to introduce a new parallel ADC architecture based frequency-band decomposition. This parallel ADC structure based on QMFB overcomes the disadvantage of TI to some extent [10] . Parallel QMFB structure firstly uses the discretized analogue signal as the input signal of the system, and then uses discrete-time analysis filter based on switched capacitor to decompose analogue signal. The analysis filters consist of an array bandpass filters except for the first filter which is a low-pass filter. Also, the analysis filters are designed to divide the input signal approximately into equal spacing sub-channels. After the sub-band signal goes through the sampler and quantizer, digitally synthesized filter synthesizes them to get output signal. QMFB architecture is not as much sensitive to mismatch as TI structures [1] . This is basically due to the fact that the reconstruction filters can be designed by taking the channel component mismatches into account. However, the disadvantage that parallel structure needs high-speed sampling to hold circuit is not solved. Moreover, the use of switched-capacitor filters limits the speed of the system and introduces switching noise, which may degrade the designed system performance. The HFB ADC structure is similar to QMFB in principle, and the difference between them is that HFB input is analogue signal, and the analysis filter applies analog filter without using switch capacitor circuit [11] [12] [13] . Therefore, the HFB inherits all the advantages of QMFB, including less sensitivity to channel mismatch and clock mismatch compared to the TI. Moreover, because the HFB does not use the switched capacitor circuit, switching noise cannot be introduced. Hence HFB improves the resolution of the sampling system greatly. However, HFB doesn't convert signal high-frequency band into baseband for processing. The system still needs high-speed sampling to hold circuit. Moreover, in order to segment broadband input, HFB system needs to design band-pass filter with high center frequency, and therefore implementing circuit is difficult.
Delta-sigma modulation can be exploited together with the above mentioned parallel architecture, namely the TI structure or the QMFB structure, to result in a high-bandwidth, high-resolution system [19] . However, the bandwidth of such systems in very limited in fact [1] . Frequency-domain transformation hybrid structure proposed in literature [1] [22] uses orthogonal baseband transformation technology to convert sub-band signal into baseband for processing, which solves the disadvantage caused by high-speed sampling holding circuit, but the structure introduces orthogonal mismatch error, which limits the resolution of the system. Compared with TI, QMFB and HFB structure, the structure in literature [22] needs twice as much as ADC, which makes the implementation of system more difficult.
The main work in this paper is twofold. First, the paper proposes a new parallel structure to realize high-speed and high-precision ADC which is called parallel modulation hybrid filter bank ADC structure. In this architecture, a wideband analog input signal is frequency-translated using cosine modulators down to baseband and lowpass filtered before being converted into digital by subband ADC. After conversion into digital, the digitized signals are up-sampled by up-samplers and reconstructed by digital synthesis filters. A similar structure is proposed in literature [23] . However, the modulation system of the modulator proposed in literature [23] for input signal only can be applied to two channels. When the number of channels is greater than two, after the input signal is modulated by the modulate system in literature [23] , the low-pass filter cannot capture the information of input signal spectrum. Hence, the system in literature [23] cannot reconstruct input signal. The structure proposed in the paper is suitable for any M channel   2 M  . Second, when the modulated HFB is designed, given the cosine modulators and analog lowpass filter, the finite impulse response (FIR) digital synthesis filters are designed using the total least squares eigenfilter method. The coefficients of FIR filters are obtained by finding the eigenvector corresponding to the minimum eigenvalue of a related real, symmetric and positive definite matrix. The simulation results prove that the structure proposed in the paper is effective.
II. MODULATION HYBRID FILTER BANK ADC STRUCTURE
A. Structure Description 
yn.
To simplify the description, the m channel is taken as an example for instruction. It is supposed that the angular frequency spectrum
T is the overall sampling period of the system. If the sampling rate of 1 T is used to sample signal   xt , the signal spectrum has no aliasing. For ultra wideband signal, the sampling rate of single ADC is difficult to reach 1 T , so it is unable to sample by using the rate of 1 T .
The signal   xt firstly uses the multiplying unit to multiply cos m t  for modulation, so the system is modulation system. After modulation, 
  m Fz
needs to make the signal introduced by ADC sample distorted and make aliasing error minimal. Therefore, the overall effective sampling rate of the system corresponds to sampling rate of Nyquist. Because the analysis filter of the system is analog filter and synthesized filter is digital filter, the system is a hybrid filter bank system. xt . The system has the following advantages: (1) As sampling is made after modulating input signal and low-pass filtering or after wideband signal is decomposed into narrow sub-band baseband signal, the required sampling hold circuit can be implemented by the equivalent narrow-band baseband, which solves the problem that the structures in [1] [3] [10-11] need high-speed sampling hold circuit. (2) The system only needs to design low-pass analog filter, which solves the difficulty that the structure in literature [11] needs to design band-pass filter with high-center frequency. (3) The number of ADC required by the system is equal to the number of channels which reduces by half of the number of ADC for the structure in literature [22] , which reduces the complicity of system implementation. [23] which is only applied for two channels, the modulation mode in the paper is appropriate for any limited channel.
B. Synthesized Filter Design
In figure 
Substituting it into formula (3) can get
From formula (4) and formula (5) 
Substituting formula (4) and (5) into formula (6) can get formula (7) (as shown at the bottom of the paper). 
where d is an arithmetic number, which is system delay. c is a nonzero constant. The expression of
shown in formula (9) (as shown at the bottom of the paper). It is general that 0 T is a distortion function which means the gain and phase response of the system.
 
is called aliasing error function which means aliasing error generated by the system. When the system is completely reconstructed, which meets the formula (8), formula (9) In order to clearly introduce the solution process of synthesized filter, the system is only suitable for two channels, 2 M  . We can use the equation The subscript H represents the conjugate transpose of vector or matrix.
The coefficient vector f of synthesized filter is constant, and P is Hermitian matrix, formula (13) can be simplified as
III. SIMULATION RESULTS AND ANALYSIS
The paper uses the MATLAB simulation example of parallel modulation hybrid filter bank ADC system. Using analog analysis filter with pass-band ripple and non-constant group delay for design generally needs digitally synthesized filter with higher order. Therefore, four-order Butterworth low-pass analog filter with constant group delay and without pass-band ripple is selected as analog analysis filter. The pass-band cut-off frequency of filter is determined by formula (1). In performance simulation, the overall sampling period of the system is 1 T  second, the length of FIR synthesized filter is 128 N  , the system delay is 2 64 dN  and scale factor is
In order to measure the reconstruction feature of the designed modulation ADC system, the reconstruction performance evaluation index of the system signal is defined as distortion function. 
The overall aliasing error function is
The amplitude, phase distortion, hybrid aliasing error amplitude of the designed two-channel   2 M  modulating ADC system are shown in Figure 3 . We can see from the figure that the overall aliasing amplitude of the system near zero frequency is great, and the distortion and overall aliasing amplitude near signal band edge is great, the overall aliasing error amplitude reduces to -24dB, and the distortion amplitude also reaches -0.25dB. For most practical application, the reconstruction performance of the system is low. In order to improve the performance of the system reconstructing signal, the overall sampling frequency of the sampling system should be greater than Nyquist rate, which is a good solution [15] . The following simulation is to sample the input signal with the sampling rate of 4%. But the problems that the reconstruction performance of the system near zero frequency is bad and cannot be solved. Therefore, guard band in literature [18] is introduced. 3.5% of guard band is set at zero frequency, and the effective spectral range after the reconstruction of input signal sampling is   0.035 ,0.96  . The other frequency bands are not concerned. Figure 4 shows the overall aliasing margin of error of the redesigned two-channel modulation ADC system. The distortion of the designed system amplitude is lower than rad, and the maximally overall aliasing margin of error is -89dB, which indicates that the performance of system reconstruction after setting guard band and sampling is improved greatly. The performance indicators are as shown in Table 1 . In order to make the comparison easy, besides the difference between analog analysis filter and structure in literature [15] , an eight-channel   8 M  modulation hybrid filter bank ADC system is designed. HFB system which is designed by using LMSGAD method in literature [15] under the condition that the sampling rate is 4% is compared with the system performance indicator designed in the paper, and the comparison results are shown in Table 2 . We can see from table 2 that the maximal overall aliasing amplitude of the system designed in the paper is -79dB, which has no great difference from the maximal overall aliasing amplitude of the system in literature [15] which is -86dB. Similarly, the maximal amplitude distortion of the system designed in the paper is 4 4.2 10   dB, which is close to that of the system in literature [15] . We can see that the reconstruction performance of two systems is very similar. The analog of the system in literature [15] needs to design band-pass analog filter with high-center frequency, and the inaccuracy of the real circuit implementation can bring great error to the system. Although the order (four orders) of the analog filter of the system in the paper is higher than that of the system in literature [15] (two orders), the structure of the paper only needs to design the same low-pass analog filter, which greatly reduces the possibility that the inaccuracy of analog circuit implementation makes the performance of the system reduce. The system of the paper only needs to design baseband ADC with the same bandwidth, which reduces the design requirements of sampling hold circuit. So the difficulty of overall system circuit implementation is less than that of HFB system in literature [15] .
As the limited implementation accuracy of digital filter coefficient has an influence on reconstruction performance of analog-to-digital converter system for the real implementation of the system, Table 3 shows the length of eight-channel digitally synthesized filter, 128 N  . The coefficient quantizes the reconstruction performance after 16-bytend 32-byte characteristic points. We can see from Table 3 that after synthesized filter coefficient passes 16-bit quantization, the maximal overall aliasing error of the system is -59dB, and the effective number of the system still reach 9.5 bit [25] . In addition, under the same condition, the system reconstruction performance of the filter coefficient after 32-byte quantization has no reduction compared with that of the system with unlimited precision. The paper proposes a new parallel modulation hybrid filter bank analog-digital conversion structure. The structure makes cosine modulation on broadband input signal, which is easy to use the same analog low-pass filter to segment signal frequency band, and the structure uses the narrow-band ADC sample with the same bandwidth to quantize sub-band signal. Each sub-band signal is converted into baseband for sampling quantization, and the structure proposed in the paper solves the problem that the other parallel ADC structures need high-speed sampling hold circuit, so the implementation of the structure proposed in the paper is not complicated as that of the other parallel ADC structures. The subsequent content is to study the influence of analog multiplier and ADC on system reconstruction performance under the condition of non-ideal implementation.
